





FIG. 4 PRIOR ART








DATA RATE CLOCK OR DATA DIFFERENTIAL OR SINGLE ENDED 730 C<10:7> A<3:0> B<3:0> B<3:0> OTHER 750 745 Cnode TO Mnode1 Mnode2 Rnode REGISTER MEMORY MEMORY Rnode TO Mnode1 Mnode2 ← CPUTRANSFERS: Mnode1 Mnode2 Cnode Rnode








FIG. 11




FIG. 12